

Name: Rutuja Mahale Roll no.:35

1-bit RAM — RTL Schematic




Name: Rutuja Mahale Roll no.:35

1-bit RAM — VHDL Source Code




Name: Rutuja Mahale Roll no.:35

1-bit RAM — Project Hierarchy and Testbench




Name: Rutuja Mahale Roll no.:35

1-bit RAM — Simulation Waveform




Name: Rutuja Mahale Roll no.:35

Asynchronous Up-Down Counter — RTL Schematic




Name: Rutuja Mahale Roll no.:35

Asynchronous Up-Down Counter — VHDL Source Code




Name: Rutuja Mahale Roll no.:35

Up-Down Counter — Testbench / Simulation Setup




Name: Rutuja Mahale Roll no.:35

Up-Down Counter — Simulation Waveform




Name: Rutuja Mahale Roll no.:35

Parallel Adder — RTL Schematic




Name: Rutuja Mahale Roll no.:35

Parallel Adder — Structural VHDL Code




Name: Rutuja Mahale Roll no.:35

Parallel Adder — Testbench Code




Name: Rutuja Mahale Roll no.:35

Parallel Adder — Simulation Waveform




Name: Rutuja Mahale Roll no.:35

8×8 RAM — VHDL Source Code




Name: Rutuja Mahale Roll no.:35

8×8 RAM — RTL Schematic




Name: Rutuja Mahale Roll no.:35

8×8 RAM — Testbench Code




Name: Rutuja Mahale Roll no.:35

8×8 RAM — Simulation Waveform




Name: Rutuja Mahale Roll no.:35

Adder / VHDL Design Screenshot — verify exact content




Name: Rutuja Mahale Roll no.:35

2:1 Multiplexer — RTL Schematic




Name: Rutuja Mahale Roll no.:35

2:1 Multiplexer — VHDL Source Code



Name: Rutuja Mahale Roll no.:35

Transmission-Gate Multiplexer — VHDL / Design Screenshot



Name: Rutuja Mahale Roll no.:35

2:1 Multiplexer — Simulation Waveform

